Embedded FPGAs start to take hold in SoC
The embedded FPGA is beginning to find a market, with communications leading the way but machine learning likely to drive further adoption.
IP
With RF, power and MRAM, FD-SOI finds its role
FD-SOI is gradually building up a presence as a technology not just for low-power but RF and power integration.
Cloud makes hardware acceleration more accessible
After the moves by Cadence and Mentor, emulation in the cloud may only be the start of providing verification acceleration as a service.
Tools suppliers back version 1.0 of portable-stimulus standard
Accellera has published the first release of the Portable Test and Stimulus Standard (PSS), with tools suppliers following up with software support.
Node-variant FinFET tweaks try to improve cost, performance
Foundries have taken aim at standard-cell track height and design-rule tweaks to try to improve the area efficiency and performance of derivative finFET processes.
RRAM to sniff out hydrogen from fuel cells
Panasonic and AIST have turned a resistive memory (RRAM) into a hydrogen sensor that they claim works at much lower energy than existing designs.
Micron sees NAND powering on as DRAM struggles
Despite the intense R&D going into storage-class and other novel forms of non-volatile memories, flash is set to continue as the bulk memory of choice, Micron executive claims in VLSI Symposia keynote.
Exploring the automotive industry’s requirements for data converter IP
What does it take to build data converter IP that will meet the reliability and functional safety requirements of the automotive industry?
Accellera signs off on SystemC control standard
Accellera has published version 1.0 of the SystemC Configuration, Control and Inspection (CCI) standard.
Pillar transistor points to smaller SRAMs at 5nm
Imec and Unisantis Electronics have developed a process flow based on a vertical transistor with a gate on all sides they claim will lead to denser memories on a 5nm node.
PLATINUM SPONSORS
View All Sponsors