IP Topics

June 1, 2011

An Innovative Method to Automate the Waiver of IP-Level DRC Violations

Intellectual property (IP) blocks often contain known design rule checking errors that have been “waived” by the foundry, meaning they acknowledge the error as a design rule violation, but do not consider it to be a critical yield-limiting defect. Because this waiver information is not conveyed in any consistent manner with the IP, waived IP […]

Whitepaper  |  Tags: , ,


Synopsys Cadence Design Systems Mentor - A Siemens Business
View All Sponsors