Tech Design Forums
Technique
C++
C++
All
(2)
Articles
(2)
September 8, 2017
How HLS is giving shape to glasses-free 3DTV
High level synthesis (HLS) was adopted to realize innovative display IP as developed by a small core engineering team.
Article | Topics:
IP - Assembly & Integration
,
Design Management
,
EDA - ESL
,
IC Implementation
| Tags:
C++
,
graphics processor
,
RTL generation
,
tradeoffs
,
video processor
| Organizations:
Mentor
,
SeeCubic
October 7, 2013
Think like designers to fill the SoC verification gap
Build tools around the dataflows and control systems engineers model to address verification challenges posed by burgeoning complexity and low power.
Expert Insight | Topics:
EDA - IC Implementation
,
Verification
| Tags:
C++
,
dataflow
,
low power
,
SoC
| Organizations:
Breker Verification Systems
EDA Topics
DFM
DFT
ESL
IC Implementation
Verification
PLATINUM SPONSORS
View All Sponsors
twitter
facebook
RSS
Tech Design Forum
Log In
Register
About
Sponsors
Briefing
EDA
EDA TOPICS
DFM
DFT
ESL
IC Implementation
Verification
MORE EDA
Industry Blogs
White Papers
Guides
EDA Home Page
IP
IP TOPICS
Assembly & Integration
Design Management
Selection
MORE IP
Industry Blogs
White Papers
Guides
IP Home Page
PCB
PCB TOPICS
Design Integrity
Layout & Routing
System Codesign
MORE PCB
Industry Blogs
White Papers
Guides
PCB Home Page
Embedded
EMBEDDED TOPICS
Architecture & Design
Integration & Debug
Platforms
User Experience
MORE EMBEDDED
Industry Blogs
White Papers
Guides
Embedded Home Page
Search
We use cookies to ensure that we give you the best experience on our website. If you continue to use this site we will assume that you are happy with it.
Ok